?

产品技术

Products

BUMP SERIES

您当前位置:首页|产品技术|BUMP SERIES

 

Production Overview

Wafer-level packaging (WLP) is the technology of packaging an integrated circuit while still part of the wafer, in contrast to the more conventional method of wire bonding. WLP is essentially a true chip-scale package (CSP) technology, since the resulting package is practically of the same size as the die. 
TFME offers various leading edge wafer bumping processes. WLP is a wafer level packaging technology which uses cu pillar or solder bumps to form the interconnection between the integrated circuit (IC) and the motherboard (or Lead Frame). WLP includes wafer bumping with or without Redistribution Layer (RDL), wafer level final test, wafer singulation and device packing in tape & reel to support full turn?key solution. TFME’s Under Bump Metallurgy (UBM) over PBO or PI layers on the die active surface provides a reliable interconnect solution to meet the demands of the growing global consumer market place for portable electronics.
TFME offers customers with both 200mm and 300mm WLP Layout Design, Qualify and Mass Production services, including plated solder bump/Cu Pillar bump and ball placement technology with lead free materials.
 
Application
The WLP package family is applicable for a wide range of semiconductor device types from high end AP/PA/BB/RFIC chips, to Wireless LAN, card, switch, power management, memory, and standard analog, etc.
 
Wafer Level Features
 * 4-256 ball count
* Small body 0.64 mm2 to large 57.0 mm2 body size
* PBO, Polyimide (PI) & LCP (low curing temperature polymer) Re-passivation and Re-distribution Layer (RDL) available
* Cu Pillar. Solder bump and SAC Alloy ball-loaded bumping options
* Reliable thick Cu RDL and Cu UBM with good electrical performance
* Compatible with conventional SMT assembly and test techniques
 
Die Level Features
 * Best in package level and board level reliability
* Back-side lamination available
* Cost effective T&R packaging solutions for small ICs
* Full turnkey WLP, including probing and DPS
* Wide selection of pocket tape carrier options

Reliability Test Standards
The test criterion is zero defect out of 77 sampling units.
JEDEC Precondition MSL-1:J-STD-20/JESD22-A113
Temp/Humidity Test 85°C/ 85% RH, 1000hrs, JEDEC 22- A101
Pressure Cooker Test 121°C/ 100% RH/ 15 PSIG, 96hrs, JEDEC 22- A102
Temp Cycle Test -65 ~ 150°C, 500cycles, JEDEC22-A104
High Temp Storage Test  150°C, 1000hrs, JEDEC 22- A103  

Bumping:

?

CopyRight 2015 All Right Reserved Tongfu Microelectronics Co., Ltd.
地址:江苏省南通市崇川路288号 电 话:0513-85058888 传 真:0513-85058868
备案号:苏ICP备05003519号

曼联中国赛程2019
北京pk10赛车在线计划 幸运28技巧宝典 黑龙江时时网站 国外苹果id有什么好处 天津时时计划软件 北京pk10今天的走势图 全天360在线计划pk10 双色球怎样投注不会亏 麻将下载 黄金计划软件网址是什么意思 不看牌抢庄牛牛规律 竞彩足球6串1全包技巧 电子游戏平台 百威娱乐2注册 ag平台漏洞怎么赚钱 华兴娱乐彩票是真的吗